



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/505,287	08/19/2004	Willem Jan Toren	FR02 0010 US	5180
65913	7590	01/08/2007	EXAMINER	
NXP, B.V. NXP INTELLECTUAL PROPERTY DEPARTMENT M/S41-SJ 1109 MCKAY DRIVE SAN JOSE, CA 95131			AHMED, SHAMIM	
			ART UNIT	PAPER NUMBER
			1765	
SHORTENED STATUTORY PERIOD OF RESPONSE		MAIL DATE	DELIVERY MODE	
3 MONTHS		01/08/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

Office Action Summary	Application No.	Applicant(s)
	10/505,287	TOREN, WILLEM JAN
	Examiner	Art Unit
	Shamim Ahmed	1765

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 17 November 2006.
- 2a) This action is FINAL. 2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 1-9 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) Claim(s) _____ is/are allowed.
- 6) Claim(s) 1-9 is/are rejected.
- 7) Claim(s) _____ is/are objected to.
- 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 11/17/06 has been entered.

Response to Arguments

2. Applicant's arguments filed 11/17/06 have been fully considered but they are not persuasive. Applicant argues that Hause (5,843,625) does not teach the step of depositing single intermediate layer on a substrate.

In response, examiner states that Hause teaches forming an intermediate layer (106) on a substrate and etching through the layer to form an opening (110) according the masking pattern (108) (see the rejection).

Furthermore, the phrase "comprising" is an open-ended language and that does not exclude the presence of other single layer in addition to the "single intermediate layer".

Applicant also argues that modifying with Wolf destroy the Hause et al's teaching as Hause et al do not expressly disclose that the side-walls of the aperture are coated with low dielectric material.

In response to the argument, examiner states that the argument is not persuasive because Wolf teaches the use of low dielectric material is advantageous in the semiconductor industries and one of ordinary skilled in the art would have been motivated to do so as discussed in the rejection.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

In the following rejections, examiner taking a position that the claimed process steps are starting with an open-ended language “comprising” that does not exclude the presence of other single layer in addition to the “single intermediate layer”.

4. Claims 1-3 and 7-9 are rejected under 35 U.S.C. 102(b) as being anticipated by Hause et al. (U.S. Patent No. 5,843,625).

As to claim 1, Hause discloses a method of forming electrical connections on a substrate (column 1, lines 9-13), comprising the following steps:

- a) depositing an intermediate layer of material (106) on a substrate (100) (column 6, lines 15-41; Figure 2),
- b) forming an etching mask (108) on the intermediate layer (106) (column 6, lines 42-45), said mask (108) having at least one window (column 6, lines 47-49; Figure 3) having dimensions which are larger than the dimensions envisaged for the electrical connections to be realized (column 6, lines 47-49; column 8, lines 36-44),
- c) etching the intermediate layer of material through the window of the mask (108) in order to form therein at least one aperture (110), having lateral side-walls (111) (column 6, lines 55-62), for receiving the electrical connections (column 8, lines 9-11; Figure 8),
- d) coating the lateral side-walls of the aperture with a spacer (114) in order to narrow the aperture (column 7, lines 28-33; column 8, lines 36-44),
- e) depositing at least one conductor material (125) so as to fill the narrowed aperture (column 8, lines 9- 11; Figure 8); and
- f) performing an abrasion operation in order to remove excess conductor material outside the narrowed aperture (column 8, lines 25-31).

As to claim 2, Hause discloses that the step a) utilizes a dielectric material for forming the intermediate layer (106) (column 6, lines 15-24, lines 37-39) while a metallic conductor material is used in the step e) (column 8, lines 22-23).

As to claim 3, Hause discloses that the step d) comprises the deposition of a layer of an insulating coating material (column 7, lines 12-15), followed by the

anisotropic etching of this layer so as to preserve a part thereof on the side-walls of the aperture (column 7, lines 19-21; Figure 6).

As to claim 7, Hause discloses that apertures are etched which extends right through the intermediate layer (106) (see Figure 4).

As to claim 8, Hause discloses the mask (108) is formed by means of a photolithography technique (column 6, lines 49-53), and in which the narrowed apertures have dimensions (d) which are referred to as "ultimate" dimensions which are smaller than those that can be achieved by means of said photolithography technique (column 8, lines 36-44).

As to claim 9, Hause discloses that the electrical connections comprise wiring tracks and/or terminals and/or vias between layers (column 8, lines 9-11; Figure 8).

5. Claims 1-3,6-9 are rejected under 35 U.S.C. 102(e) as being anticipated by Kim (2001/0036730).

Kim discloses a process including the step of forming an intermediate layer (106) on a substrate (100); and forming an opening 112 in the intermediate layer by anisotropically etching the intermediate layer through an opening that constitute from a lithographic etching process, wherein the etching is performed using 108 as masking layer (paragraph 0020).

Kim teaches that forming a spacer (113) of dielectric material layer on the sidewall of the trench (112), which spacer narrowed the opening of the contact hole or trench (112) (see paragraph 0021 and Figure 2B).

Kim teaches forming a conductive filler material (114) to fill the narrowed contact opening and performing a planarization process for removing excess conductive material outside the filled contact opening (see paragraph 0022 and Figure 2D).

Claim Rejections - 35 USC § 103

6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

7. Claims 4-6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hause, in view of Wolf, Silicon Processing for the VLSI Era, Vol. 4, Lattice Press (2002).

As to claim 4, Hause discusses above in the paragraph 4 but does not disclose that the sidewalls of the aperture are coated by means of a dielectric material having a low dielectric constant (k).

However, Wolf teaches that low-k dielectric films are important in integrated circuit applications because they can significantly improve circuit performance characteristics (page 639).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to use a dielectric material having a low dielectric constant

(k). One who is skilled in the art would be motivated to use a material that can significantly improve circuit performance characteristics.

As to claim 5, Hause does not expressly disclose that the dielectric material of the coating layer is chosen from among fluorous glass, glass deposited by spinning and silicon oxide containing carbon. Wolf teaches that silicon oxide containing carbon (or C-dope oxide (Si-O-C)) is a commonly used low-k material (page 646, Table 14-3).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to use a dielectric material of the coating layer chosen from silicon oxide containing carbon. One who is skilled in the art would be motivated to use a commonly used low-k material, known to possess the characteristics to be successfully used in an integrated circuit.

As to claim 6, Hause discloses that the window of the mask (108) registers with at least one active part of the substrate (102) (column 6, lines 7-14) (from Figure 3, the window in mask (108) overlies (102). Hause does not expressly disclose that said active part of the substrate (102) is exposed during the etching of the intermediate layer of material through the window of the mask (Figure 4).

However, Hause discloses that (104) is silicon oxide (column 6, lines 15-18). Additionally, Wolf teaches that low-k dielectric films. (i.e., $k < 3.9$ for silicon oxide) are important in integrated circuit applications because they can significantly improve circuit performance characteristics (page 639). Thus, there is a suggestion for exposing the active part of the substrate (102) during the etching of the intermediate layer of material through the window of the mask, because performing this step would reduce the volume

of silicon oxide, replacing this material with the low-k dielectric side-walls, as in the combined teachings.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to expose the active part of the substrate during the etching of the intermediate layer of material through the window of the mask.


Conclusion

8. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Han (5,424,240) illustrates a process step for reducing trench dimension by depositing sidewall spacer material.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Shamim Ahmed whose telephone number is (571) 272-1457. The examiner can normally be reached on M-Thu (7:00-5:30) Every Friday Off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nadine G. Norton can be reached on (571) 272-1465. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.



Shamin Ahmed
Primary Examiner
Art Unit 1765

SA
January 3, 2007